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ABSTRACT
Fast Algorithms for High Frequency Interconnect Modeling in VLSI Circuits and
Packages. (December 2009)
Yang Yi, B.S., Shanghai Jiaotong University, China;
M.En., Shanghai Jiaotong University, China
Chair of Advisory Committee: Dr. Weiping Shi
Interconnect modeling plays an important role in design and veriﬁcation of VLSI
circuits and packages. For low frequency circuits, great advances for parasitic resis-
tance and capacitance extraction have been achieved and wide varieties of techniques
are available. However, for high frequency circuits and packages, parasitic inductance
and impedance extraction still poses a tremendous challenge. Existing algorithms,
such as FastImp and FastHenry developed by MIT, are slow and inherently unable
to handle multiple dielectrics and magnetic materials.
In this research, we solve three problems in interconnect modeling for high fre-
quency circuits and packages.
1) Multiple dielectrics are common in integrated circuits and packages. We pro-
pose the ﬁrst Boundary Element Method (BEM) algorithm for impedance extraction
of interconnects with multiple dielectrics. The algorithm uses a novel equivalent-
charge formulation to model the extraction problem with signiﬁcantly fewer un-
knowns. Then fast matrix-vector multiplication and eﬀective preconditioning tech-
niques are applied to speed up the solution of linear systems. Experimental results
show that the algorithm is signiﬁcantly faster than existing methods with suﬃcient
accuracy.
2) Magnetic materials are widely used in MEMS, RFID and MRAM. We present
iv
the ﬁrst BEM algorithm to extract interconnect inductance with magnetic materials.
The algorithm models magnetic characteristics by the Landau Lifshitz Gilbert equa-
tion and ﬁctitious magnetic charges. The algorithm is accelerated by approximating
magnetic charge eﬀects and by modeling currents with solenoidal basis. The relative
error of the algorithm with respect to the commercial tool is below 3%, while the
speed is up to one magnitude faster.
3) Since traditional interconnect model includes mutual inductances between
pairs of segments, the resulting circuit matrix is very dense. This has been the main
bottleneck in the use of the interconnect model. Recently, K = L−1 is used. The
RKC model is sparse and stable. We study the practical issues of the RKC model.
We validate the RKC model and propose an eﬃcient way to achieve high accuracy
extraction by circuit simulations of practical examples.
vTo My Family
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1CHAPTER I
INTRODUCTION
A. Background
Semiconductor process technology has been continually scaling down for the past
four decades and the trend continues. In the early days of very large scale integration
(VLSI) circuits, the speed bottleneck was at the circuit level, whereas interconnects
were treated as ideal connections with the parasitic eﬀects ignored. With shrinking
process technologies, increasing die size and clock frequency, interconnect parasitic
eﬀects have begun to manifest themselves in signal delay and noise [1].
Nowadays, the circuit design becomes interconnect limited and the design ﬂow is
interconnect driven. Consequently, accurate interconnect modeling is critical to the
analysis and design of VLSI circuits, electronic packages and micro-electromechanical
devices (MEMS). Fig.1 shows the design ﬂow. As layouts are completed, parasitic
extraction tools are used to provide highly accurate interconnect models with passive
components including resistance, capacitance, inductance and impedance. Intercon-
nect modeling plays an important role in the circuit simulation and layout optimiza-
tion.
Most existing interconnect modeling methods fall into two categories. One ap-
proach is to solve the electromagnetic ﬁeld for the volume, such as Finite Diﬀerence
Method (FDM) or Finite Element Method (FEM). It generates a mesh for the an-
alyzed structures as well as the surrounding space, resulting a large but sparse lin-
ear system. Sparse linear solution methods, such as sparse factorization, conjugate-
gradient, or multi-grid methods can be used to solve the system.
The journal model is IEEE Transactions on Automatic Control.
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Fig. 1. Design ﬂow
The second class of methods is Boundary Element Method (BEM) which requires
a discretization of only the analyzed structures in the electromagnetic ﬁeld. It results
a small yet dense linear system. Our work is mainly based on BEM.
The dense linear system in BEM is often solved by iterative techniques such as
Generalized Minimal Residual (GMRES) [2] and Conjugate Gradient (CG) [3] meth-
ods. Each iteration requires the product of the dense coeﬃcient matrix of order n
with a vector, which takes O(n2) time and O(n2) memory. Great eﬀorts have been
made to accelerate the computation of matrix-vector products. By exploiting the fast
decaying nature of the Green’s function, matrix-vector products can be computed ef-
ﬁciently by the fast multipole approximation [4] [5], hierarchical data structure [6] [7],
precorrected Fast Fourier Transform (pFFT) method [8] [9] [10], or the singular value
decomposition method [11]. These methods reduce the time for each matrix-vector
product to O(n) or O(nlogn).
3For low frequency circuits, great advances for BEM parasitic resistance and ca-
pacitance extraction have been achieved and wide varieties of techniques are available,
such as FastCap [4], PHiCap [7], HiCap [6] and ICCap [12].
However, for high frequency circuits and packages, BEM parasitic inductance
and impedance extraction still poses a tremendous challenge. Existing algorithms,
such as FastImp [9]and FastHenry [5] developed by MIT, are slow and inherently
unable to handle multiple dielectrics and magnetic materials.
B. Overview of Our Work
In this dissertation, we solve three problems in interconnect modeling for high fre-
quency circuits and packages.
We ﬁrst tackle the problem of impedance extraction for interconnects with multi-
ple dielectrics. Previous BEM impedance extraction algorithms include FastPep [13]
and FastImp [9]. FastPep uses a conductor volume discretized integral formulation
combined with model order reduction. FastImp applies a conductor surface integral
formulation and precorrected-FFT [8] accelerated iterative method. However, both
of these algorithms are kernel dependent assuming uniform dielectric.
For practical problems, dielectrics with diﬀerent permittivity should be consid-
ered. Integrated circuit interconnects are separated by dielectrics with diﬀerent per-
mittivity varying from 3.0 to 8.0. In packages, conductors typically pass through
plastic or ceramic materials with large relative permittivity. The dielectric should be
accurately modeled, or it can easily cause up to 20% error [14]. No previous algorithm
based on BEM can handle multiple dielectrics. One of the challenges for impedance
extraction based on BEM is to ﬁnd a method applicable to multiple dielectric prob-
lems.
4We propose the ﬁrst BEM impedance extraction algorithm for interconnects with
multiple dielectrics. We call the algorithm PHiImp (a Preconditioned hierarchical al-
gorithm for Impedance extraction). PHiImp algorithm introduces a circuit formula-
tion which makes it possible to utilize either multilayer Green’s function or equivalent
charge method to extract impedance in multiple dielectrics. The novelty of the for-
mulation is the reduction of unknowns and the application of hierarchical data struc-
ture. The hierarchical data structure permits eﬃcient sparsiﬁcation transformation
and preconditioners to accelerate the linear equation solver.
Our second project focus on the problem of inductance extraction for structures
in the presence of magnetic materials. The magnetic materials become common in
circuits of MEMS, Radio Frequency Identiﬁcation (RFID) and magnetoresistive ran-
dom access memory (MRAM). The existence of magnetic materials could signiﬁcantly
increase the inductance for nearby interconnects and pose a challenge to inductance
extraction. In our examples, the inductance increases up to 2X in the presence of
nearby magnetic materials.
Most previous work, such as FastHenry [5], cannot deal with magnetic materi-
als. Recently, FastMag [15] was proposed for inductance extraction in the presence
of only linear magnetic materials. Ansoft’s Maxwell 3D [16] can extract intercon-
nect inductance in the presence of nonlinear magnetic materials. Maxwell 3D uses
ﬁnite elements and automatic adaptive meshing techniques to compute the electrical
and electromagnetic behavior. However, the speed of Maxwell 3D is slow. The in-
creasing adaption of magnetic materials in large complex IC requires fast inductance
extraction.
We propose a fast algorithm to extract inductance in the presence of magnetic
materials. The new algorithm models the magnetic characteristics by the Landau-
Lifshitz-Gilbert (LLG) equation and ﬁctitious magnetic charges. To speed up the
5algorithm, we apply a number of innovative techniques including the approximation
of magnetic charge eﬀects and the modeling of currents with solenoidal basis.
The third problem we investigate is generating and simulating a compact and
accurate interconnect circuit model. Since the interconnect circuit model includes
mutual inductances between every pair of conductors, the resulting circuit matrix
is very dense. As an example, large clock net topologies along with power grid can
lead to the number of self inductances of the order of l00K and mutual inductance
of the order of 10G. Hence the SPICE simulation is infeasible due to impractical
time and memory requirements. This has been the main bottleneck in the use of the
interconnect circuit model.
Recently, a new circuit element K, which is deﬁned as the inverse of inductance,
is introduced and is incorporated in a circuit simulation tool KSim [17]. We study
the practical issues of the RKC model. We validate the RKC model by circuit
simulations of practical examples. The RKC model is very sparse and stable, and
accurately captures the inductance eﬀect. Furthermore, we propose an eﬃcient way to
achieve high accuracy extraction based on the delay sensitivity analysis. Interconnect
R and L/K close to driver should be extracted with high accuracy, while interconnect
C close to receiver should be extracted with high accuracy.
C. Outline
The major contribution of the dissertation is presenting several novel algorithms that
improve the existing parasitic parameter extraction methods in terms of accuracy and
running time. The rest of the dissertation is organized as follows.
Chapter II and III give the detailed description of the PHiImp algorithm. In
Chapter II, we introduce a novel circuit formulation for both uniform and multiple
6dielectric cases. Chapter III presents speed up techniques including the hierarchical
data structure and eﬃcient preconditioners. Chapter IV and V demonstrate our fast
algorithm to extract inductance in the presence of magnetic materials. In chapter IV,
we present the magnetic material modeling by the LLG equation and the small signal
approximation. Chapter IV introduces the magnetostatic modeling by the ﬁctitious
charge method. A compact system is established and accelerated by the solenoidal
basis method. Chapter VI presents our study on the practical issues of the RKC
model. Finally, we summarize our work in Chapter VII.
7CHAPTER II
CIRCUIT FORMULATION FOR IMPEDANCE EXTRACTION
A. Introduction
In the area of interconnect structure modeling and analysis, the electromagnetic sim-
ulation is increasingly signiﬁcant, but associated with many challenges. For instance,
due to the skin and proximity eﬀect at high frequencies, the impedance becomes
frequency-dependent, which leads to problems in the simulation and design. Hence,
the electromagnetic simulation tools require accurate and eﬃcient impedance extrac-
tion for interconnects across the entire frequency range.
The impedance extraction for a set of conductors is to determine the relation-
ship between potentials and currents at the terminals of conductors. The unknowns
in a multi-conductor system are charges on the surfaces and currents in the interiors
of conductors. Previous impedance extraction algorithms for 3D structures include
FastPep [13] and FastImp [9]. FastPep uses a conductor volume discretized inte-
gral formulation combined with model order reduction. FastImp applies a conductor
surface integral formulation and precorrected-FFT [8] accelerated iterative method.
However, both of these algorithms are kernel dependent assuming uniform dielectric.
For practical problems, dielectrics with diﬀerent permittivity should be consid-
ered. Integrated circuit interconnects are separated by dielectrics with diﬀerent per-
mittivity varying from 3.0 to 8.0. In packages, conductors typically pass through
plastic or ceramic materials with large relative permittivity. The dielectric should be
accurately modeled, or it can easily cause up to 20% error [14]. No previous algorithm
based on BEM can handle multiple dielectrics. One of the challenges for impedance
extraction based on BEM is to ﬁnd a method applicable to multiple dielectric prob-
8lems.
In this chapter, we propose novel circuit formulations for interconnect impedance
extraction with both uniform dielectric and multiple dielectrics. Compared with the
circuit formulations in existing BEM impedance extraction algorithms [13] [9], our
circuit formulation greatly reduces the number of unknowns by eliminating panel
currents and node potentials. Besides, since the only unknowns are ﬁlament currents,
the new formulation makes it possible to use the hierarchical data structure [6].
B. Partial Element Equivalent Circuit Model
One well-known approach to generate accurate circuit model for 3-D structures is the
partial element equivalent circuit (PEEC) method. PEEC is an eﬃcient modeling
methodology for handling complex challenges posed by VLSI circuits and packages
through the use of resistors, inductors, and capacitors. In this section, we will brieﬂy
review the PEEC formulation [18] [19] which is derived from Maxwell’s equations.
The sum of all sources of electric ﬁeld at any point in a conductor is
E(r) =
Jc(r)
σ
+
∂A(r)
∂t
+∇φ(r), (2.1)
where E is the applied electric ﬁeld, Jc is the conductor current density, σ is the
conductivity, A and φ are the vector and scalar potential, respectively. The integral
formulation for Maxwell’s equation under Laplace transform can be used to compute
the conductor current and charge distribution [18]
Jc(r)
σ
+ s
∫
V
G (r, r′)J(r′)dV = −∇φ(r), (2.2)∫
S
G (r, r′) q(r′)dS = φ(r), (2.3)
where G is the Green’s functions, V and S are the union of conductor volumes and
9Panel with 
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Fig. 2. Distributed interconnect RLC model
surfaces, respectively, s is the Laplace frequency, q is the total surface charge density
including conductor charges and dielectric-dielectric interface charges, J is the total
current density.
In addition, the current distribution J(r) and surface charge distribution q(r)
should obey the conservation equation
∇ · J(r) = 0, (2.4)
n(r) · J(r) = s q(r), (2.5)
where n(·) is the outward normal vector on the conductor surface.
The integral equation can be solved by PEEC discretization. To model the
charge, the conductor surfaces are covered with panels, each of which holds a constant
charge density. To model the current ﬂow, the conductor volumes are divided into
ﬁlaments, each of which carries a constant current density along the length. It will
be assumed that the current density is uniform and constant within a ﬁlament but
varying from ﬁlament to ﬁlament. An example for the discretization of a section of
10
layout is shown in Fig. 2. Based on the discretization, equation (2.2) becomes
(R + sL)Ifc = φ
f
n, (2.6)
where Ifc is the vector of ﬁlament currents, φ
f
n is the vector of potentials over ﬁlaments,
R is the diagonal matrix of ﬁlament resistances and given by
Rii =
li
σai
, (2.7)
where ai, li are the cross section area and length of ﬁlament i, respectively.
Matrix L is the dense, symmetric and positive deﬁnite matrix of partial induc-
tances. There are four popular inductance formulae for computing the diagonal entry
of L matrix including Ruehli [20], Grover [21], Hoer [22], and FastHenry [5]. Along
with PEEC, Ruehli [20] provides inductance formulae to facilitate PEEC develop-
ment. Grover [21] uses geometric mean distance (GMS) method and provides greatly
simpliﬁed formulae for inductance calculation. Hoer [22] provides exact formulae for
calculating self-inductance. Inside the FastHenry [5] package, an inductance formula
was used for multipole-accerated inductance extraction application. In our work, we
use the FastHenry self-inductance formula [5]. The oﬀ diagonal entry of L matrix is
deﬁned as
Lij =
1
aiaj
∫
Vi
∫
Vj
Ii · Ij G(r, r′) dVjdVi, (2.8)
where ai, aj are the cross section area of ﬁlament i and j, respectively, Ii and Ij are
unit currents along the length of ﬁlament i and j, respectively.
For the charge, the approximated charge density ρs(r) can be written as
ρs(r) = Σvi(r)qi, r ∈ S, (2.9)
where qi is the charge density of panel i and vi(r) = 1 if r is on panel i and zero
11
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Fig. 3. Partial element equivalent circuit model
otherwise, S is the surface. The ﬁlaments are branches in a network circuit graph
and the junctions between ﬁlaments are the nodes of the network circuits. To enforce
equation (2.3), the panels are added by the nodes of the network circuits. Therefore,
the relationship between potential and charge can be deducted from equation (2.3).
Approximating the average value over the face, by its value at the appropriate node
point, the potential becomes
Pqp = φ
p
n, (2.10)
where qp is the vector of panel charges, φ
p
n is the vector of potentials over panels, P
is the potential coeﬃcient matrix and given by
Pij =
1
aiaj
∫
Si
∫
Sj
G(r, r′) dSjdSi. (2.11)
Fig. 3 shows an example of a circuit model describing one conductor divided into
three ﬁlaments per segment and one panel per node.
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C. Circuit Formulation
1. Uniform Dielectric Problem
To enforce current conservation in the interior, we ﬁrst replace panel charges with
currents into panels, d
dt
qp = I
p
c , where I
p
c is the vector of panel currents, and then
state that the sum of currents entering any node equals the sum of the currents leaving
that node, equations (2.4-2.6, 2.10) can be represented as a matrix form⎡⎢⎢⎢⎢⎣
R + sL 0 −ATe
0 P/s −ATq
Ae Aq 0
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
Ifc
Ipc
φen
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣
0
0
It
⎤⎥⎥⎥⎥⎦ , (2.12)
where It denotes the terminal current, φ
e
n is the vector of node voltage, A
T
e is the
nodal incidence matrix providing the diﬀerence of node voltage and Ae enforce the
boundary condition, ATq replicates the potential at a node to all its corresponding
panels and Aq sums the charges at each node.
In order to apply the hierarchical data structure to the PEEC-based linear sys-
tem, the original formula needs to be modiﬁed as follows⎡⎢⎢⎢⎢⎣
R + sL + ATe Y
−1Ae 0 0
0 P/s −ATq
Ae 0 Y
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
Ifc
Ipc
φen
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣
0
0
It
⎤⎥⎥⎥⎥⎦ . (2.13)
where Y = AqsP
−1ATq .
The linear system (2.13) can be further transformed by eliminating Ipc⎡⎢⎣ R + sL + ATe Y −1Ae 0
Ae Y
⎤⎥⎦
⎡⎢⎣ Ifc
φen
⎤⎥⎦ =
⎡⎢⎣ ATe Y −1It
It
⎤⎥⎦ . (2.14)
The part Y −1 in equation (2.14) introduces the inversion of P matrix. Since
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matrix P is dense, calculating the inverse of matrix P will consume lots of CPU
time and memory. To avoid calculating the inverse of matrix P , we use matrix Y˜ to
approximate matrix Y
Y˜ = sP˜−1, (2.15)
P˜ =
1
n2p
AqPA
T
q , (2.16)
where np is the number of panels per node. From the deﬁnition of matrix Aq, we know
that the transformation AqPA
T
q /n
2
p approximates the eﬀect of all the panels in a node
by only one panel per node. Fig. 4 and 5 give an illustration of the transformation.
Based on the transformation, equation (2.14) then becomes(
R + sL +
1
s
ATe P˜Ae
)
Ifc =
1
s
ATe P˜ It, (2.17)
(R + sL)Ifc = A
T
e φ
e
n. (2.18)
The part ATe P˜Ae in equation (2.17) maps the capacitive eﬀect to the ﬁlaments.
Finally, we get the linear system to extract impedance for uniform dielectric problem(
R + sL +
1
sn2p
ATe AqPA
T
q Ae
)
Ifc
=
1
sn2p
ATe AqPA
T
q It,
(2.19)
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(R + sL)Ifc = A
T
e φ
e
n. (2.20)
For a given interconnect structure, after specifying a set of terminal current It
as inputs, we get the value of Ifc from equation (2.19). The terminal potential can
be obtained by calculating the potential drop in each ﬁlament from equation (2.20).
Consequently, the overall system impedance for the structure can be extracted. From
equation (2.19-2.20), it is obvious that when computing the unknown vector Ifc , we
only need to know the hierarchical data structure of ﬁlaments.
Compared to the existing circuit formulations [13] [9], the new formulation
greatly reduces both the type and the number of unknowns by eliminating the vector
of panel currents and node potentials. Also, it can take advantage of the hierarchical
data structure because the only unknowns are ﬁlament currents.
2. Multiple Dielectric Problem
For multiple dielectric problems, we combine the equivalent charge method [23] with
PEEC modeling to deal with equations (2.2-2.4) and the boundary condition of
dielectric-dielectric interfaces. Equivalent charge method considers total charges in-
cluding conductor charges and dielectric interfaces charges. This method has a num-
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ber of advantages: there is no limit on the number of dielectric layers that can be
dealt with, and it can solve the problems with arbitrarily shaped conductors.
Therefore, the circuit formulation is⎡⎢⎢⎢⎢⎢⎢⎢⎣
R + sL 0 0 −ATe
0 Pcc/s Pcd −ATq
0 Edc/s Edd 0
Ae Aq 0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎣
Ifc
Ipc
qd
φen
⎤⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎣
0
0
0
It
⎤⎥⎥⎥⎥⎥⎥⎥⎦
. (2.21)
where qd is the vector of dielectric-dielectric interface charge densities, Pcc and Pcd are
the dense, symmetric, positive deﬁnite matrices of potential coeﬃcient and are deﬁned
in equation (2.11), Edd and Edc are the dense matrices of electrical ﬁeld coeﬃcient.
The diagonal entry of Edd is
Eii =
(r1 + r2)
2ai0
, (2.22)
where 0, r1 and r2 are the permittivity of free space, dielectric regions, respectively.
The oﬀ-diagonal entries of Edd and the entry of Edc is
Eij = (r1 − r2) ∂
∂n
1
aiaj
∫
Si
∫
Sj
G(r, r′) dSjdSi. (2.23)
Note that the problem with uniform dielectric is a special case with the dielectric-
dielectric interfaces removed.
Let
Y = [Aq 0]H
−1
⎡⎢⎣ ATq
0
⎤⎥⎦ , (2.24)
H =
⎡⎢⎣ Pcc/s Pcd
Edc/s Edd
⎤⎥⎦ , (2.25)
16
the linear system (2.21) can then be transformed by eliminating Ipc and qd⎡⎢⎣ R + sL + ATe Y −1Ae 0
Ae Y
⎤⎥⎦
⎡⎢⎣ Ifc
φen
⎤⎥⎦ =
⎡⎢⎣ ATe Y −1It
It
⎤⎥⎦ . (2.26)
Using block matrix decompositions [24], H−1 can be expressed as
H−1 =
⎡⎢⎣ s(Pcc − PcdE−1dd Edc)−1 sP−1cc Pcd(Pt − Edd)−1
(Pt − Edd)−1EdcP−1cc (Edd − Pt)−1
⎤⎥⎦ , (2.27)
where Pt = EdcP
−1
cc Pcd. Accordingly, matrix Y becomes
Y = sAq(Pcc − PcdE−1dd Edc)−1ATq . (2.28)
Because Edd is strongly diagonally dominant, we use the diagonal sparse approxima-
tion to avoid computing the inversion of matrix Edd. Only the diagonal entries of
matrix Edd are kept and the approximation of E
−1
dd is denoted by Et.
Hence, a new circuit formulation applied for impedance extraction with multiple
dielectrics is proposed as[
R + sL +
1
sn2p
ATe Aq(Pcc − PcdEtEdc)ATq Ae
]
Ifc
=
1
sn2p
ATe Aq(Pcc − PcdEtEdc)ATq It,
(2.29)
(R + sL)Ifc = A
T
e φ
e
n. (2.30)
The proposed circuit formulation (2.29-2.30) is kernel independent because it
treats Green’s function as a black box, which is reﬂected in matrices Pcc, Pcd, Edc and
Edd. For impedance extraction with multiple dielectrics, we can either use equations
(2.19-2.20) and multilayer Green’s function, or equations (2.29-2.30) and equivalent
charge method. Either way is eﬀective.
17
CHAPTER III
PHIIMP ALGORITHM
A. Introduction
Recently, we made an advance in BEM by proposing a kernel independent hierar-
chical data structure [6] and an orthogonal transformation [7] to convert the dense
linear system for the capacitance extraction problem into a sparse linear system. The
sparsity oﬀers several beneﬁts including fast matrix-vector multiplication and eﬃcient
preconditioning.
In this chapter, we successfully extend the techniques to impedance extrac-
tion and develop PHiImp, which can either use equations (2.19-2.20) and multilayer
Green’s function, or equations (2.29-2.30) and equivalent charge method. Either way
is eﬀective. The comparison of the existing BEM algorithms for parasitic extraction
and PHiImp algorithm is shown in Table I.
Table I. Comparison of PHiImp and other existing algorithms
FastCap FastHenry FastPep FastImp PHiImp
PHiCap
Capacitance Yes No Yes Yes Yes
Inductance No Yes Yes Yes Yes
Impedance No No Yes Yes Yes
Multiple Dielectrics Yes N/A No No Yes
Speed - - Average Fast Very Fast
There are several key features of the new algorithm. First, the algorithm uses
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a novel equivalent-charge formulation to model the extraction problem with signif-
icantly fewer unknowns. Second, we utilize the fast hierarchical method. It has
been shown that the fast hierarchical algorithm outperforms the multipole acceler-
ated algorithm FastCap [4] in capacitance extraction. Third, we successfully use the
sparsiﬁcation transformation and eﬃcient preconditioners which are originally intro-
duced in capacitance extraction [7] [12]. The proposed preconditioners greatly reduce
the number of iterations in solving the linear system. All these contribute to the
signiﬁcant improvement of PHiImp algorithm.
Experimental results demonstrate that PHiImp algorithm is accurate and eﬃ-
cient. For uniform dielectric problems, our algorithm is more accurate than FastImp
while its number of unknowns is ten times less than that of FastImp. For multiple
dielectric problems, its relative error with respect to HFSS is below 3%.
B. Hierarchical Data Structure
Chapter II introduces the circuit formulation (2.19-2.20) and (2.29-2.30) for impedance
extraction with both uniform dielectric and multiple dielectrics. To eﬃciently solve
equations (2.19-2.20) and (2.29-2.30), we apply the fast hierarchical data structure [6]
invented for capacitance extraction. However, extending it to impedance extraction is
not an easy task. The key issue lies in how to successfully implement the hierarchical
partition scheme of conductor surfaces and interiors separately and apply it to the
multiple tree data structure. The hierarchical partition scheme of conductor surfaces
into panels should be consistent with the partition scheme of the conductor interior
into ﬁlaments which make it possible to record the interaction link.
As shown in equations (2.19-2.20) and (2.29-2.30), the ﬁlament current vector
Ifc is suﬃcient to determine the impedance. To speed up, we can ﬁrst apply the hi-
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erarchical partition scheme to divide the conductors into ﬁlaments. It constructs the
hierarchical date structure during the discretization. The hierarchical data structure
consists of two parts: the partition hierarchy and the interaction links between en-
tities of increments. Most of direct calculations of interactions are avoided since the
interactions can be obtained recursively from small-scale interactions according to the
hierarchical record. The solved linear equations in the fast hierarchical algorithm can
be iteratively obtained by using GMRES, in which the most computational intensive
procedure, the matrix-vector product, is reduced from O(n2) to O(n) by using the
hierarchical data structure, where n is the total number of ﬁlaments.
We know that the mutual inductance between two ﬁlaments decreases when the
distance between the two ﬁlaments increases. For a prescribed precision criterion, the
mutual inductance can be neglected without any meaningful impact on the accuracy
when two ﬁlaments are suﬃciently far apart. Therefore, the hierarchical partition
scheme can be described in pseudo code as follows
Refine(filament i, filament j) {
R = max(Ri, Rj);
If (R < base-metric)
RecordIteractionLink(i, j);
else if (R/r <= P_{eps})
RecordIteractionLink(i, j);
else if (Ri > Rj) {
Subdivide(i);
Refine(i.left, j);
Refine(i.right, j);
}
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else {
Subdivide(j);
Refine(i, j.left);
Refine(i, j.right);
}
}
In the above pseudo code, Ri and Rj are the radius of the smallest sphere
containing the cross section of ﬁlament i and j, respectively. r is the distance between
ﬁlament i and j. Parameter base-metric is employed to terminate the reﬁnement if
both the cross sections of ﬁlaments i and j are small enough. Peps is user deﬁned
error bound. The procedure Subdivide() divides a ﬁlament along the center axis into
two sub-ﬁlaments, which are denoted by left and right, respectively. Procedure
RecordIteractionLink() estimates the mutual inductance and eﬀective potential
drop across ﬁlaments due to the panel capacitance. The hierarchical partition scheme
of conductor surfaces into panels should be consistent with the partition scheme of
the conductor interior into ﬁlaments.
The parameter Peps is utilized to specify the termination criterion for reﬁnement.
The interaction link between ﬁlaments i and j will be recorded in the hierarchical
data structure and the ﬁlaments will not be reﬁned further when the ratio R/r equals
to or less than the parameter Peps. The termination criterion places an upper bound
on the error [6]. With the decreasing of Peps, the extracted impedance values will
converge. By recursively invoking this reﬁne subroutine, the original conductors will
be divided into ﬁlaments in a hierarchical manner.
Fig. 6 shows the recursive reﬁnement that subdivides two conductors into a
hierarchical data structure of ﬁlaments. Starting with two conductors A and B,
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Fig. 6. Recursive reﬁnement process
suppose the estimated ratio R/r between A and B is larger than Peps. Then A can
be divided into C ∪D and B into E ∪ F . Suppose the estimated ratio between CF ,
DE and DF are less than Peps, but estimated ratio between CE is still greater
than Peps. We record the interaction CF , DE and DF at this level while further
subdividing ﬁlaments C and E. This recursive reﬁnement procedure that subdivides
the ﬁlaments will continue until the estimated ratio between them is less than the
user-setting error bound Peps. PHiImp provides continuous tradeoﬀ of time with
precision by changing Peps. In this hierarchy, the original conductors A and B are
assigned a level of zero. At each subdivision, the level of a newly-born sub-ﬁlament
increases by one from its parent ﬁlament. Hence, C, D, E and F are at level 1, and
G, H, I and J are at level 2. The mergence procedure proceeds as follows:
1) Begin with the highest level, i.e., level 2: The entries corresponding to G, H,
I and J are denoted by LG, LH , LI and LJ .
2) At level 1, the entry corresponding C, D, E and F is denoted as LC , LD, LE
and LF ; Since C is the parent node of G and H, E is the parent node of I and J , LC
and LE can be calculated: LC =LG + LH and LE =LI + LJ .
3) At level 0: LA = LC + LD= (LG + LH) + LD, LB = LE + LF= (LI + LJ)
+ LF .
In the above mergence procedure, L denotes the estimation the mutual induc-
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tance and eﬀective potential drop across ﬁlaments due to the panel capacitance.
Hence, we combine the partition scheme of conductor surfaces and interiors together
and store the hierarchical discretization in a multiple tree structure. The ﬁlaments
are stored as nodes in the tree, and the block coeﬃcient entries are stored as links
between the nodes. Each tree belongs to a conductor. It is important to note that the
leaf nodes are mutually disjoint and the union of them covers each conductor com-
pletely. The beneﬁt of using multiple tree structure is that the number of interaction
in the multiple tree structure is O(n).
C. Eﬃcient Preconditioners
In this subsection, we use an orthogonal transformation to convert the dense linear
system for impedance extraction to a sparse linear system.
The transformation matrix is based on the characteristic of multiple tree struc-
ture which represents dividing the original conductors into ﬁlaments in a hierarchical
manner. The sparsity oﬀers several beneﬁts including very fast matrix-vector multi-
plication, and eﬃcient preconditioning through incomplete decomposition. The pro-
posed preconditioners help reducing the number of iterations in the GMRES method
up to ten times less than that of the original method without preconditioners. The
residual norm decreases rapidly for preconditioned algorithm. In contrast, the de-
crease of the un-preconditioned GMRES method is very slow.
Let
M = R + sL +
1
sn2p
ATe Aq(Pcc − PcdEtEdc)ATq Ae,
v =
1
sn2p
ATe Aq(Pcc − PcdEtEdc)ATq It,
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the linear system arising from equation (2.29-2.30) has the form
MIfc = v. (3.1)
Construct the J matrix and J ′ matrix to represent the hierarchical reﬁnement from
all ﬁlaments to the leaf ﬁlaments. Each row of the structure matrix J corresponds
to a ﬁlament, either leaf or non-leaf, and each column corresponds to a leaf ﬁlament.
The entry (i, j) of J matrix is 1 if ﬁlament i contains the leaf ﬁlament j, and 0
otherwise [7]. In the column of the structure matrix J ′ that corresponds to a basis
ﬁlament i, each entry (i, j) of J ′ matrix is 1 if ﬁlament j contains the right hand leaf
ﬁlament i, -1 if the parent of ﬁlament j contains the right-hand side ﬁlament i, and 0
otherwise [12]. Fig. 7 shows an example of constructing the J and J ′ matrix for a tree
of height 3. E is an elementary transformation matrix expressed by J ′ = JE. Based
on the characteristics of multiple tree structure, matrix E can be easily constructed
from the hierarchical reﬁnement.
In the example shown in Fig. 6, considering the rows and columns representing
the leaf nodes, such as ”D,F,G,H, I, J” in Fig. 6, matrix E is
E =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1 0 0 −1 0 0
0 1 0 0 0 −1
0 0 1 0 0 0
0 0 −1 1 0 0
0 0 0 0 1 0
0 0 0 0 −1 1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
. (3.2)
Based on matrix E, we can construct a new system matrix M˜ by applying or-
thogonal transformation M˜ = ETME. Here matrix M is constructed by JTHJ where
H is a sparse matrix with each nonzero entry represents a link between the corre-
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Fig. 7. J and J ′ matrices for a tree of height 3
sponding ﬁlaments in the hierarchical data structure. The details of how to construct
matrix H can be found in [7].
Substituting M˜ = ETME into MIfc = v, the dense linear system is transformed
to a sparse system
M˜ I˜fc = v˜, (3.3)
where v˜ = ETv. The value of Ifc can be obtained through
Ifc = EI˜
f
c . (3.4)
After orthogonal transformation of the linear system, we apply matrix reordering
and incomplete LU factorization [24] to compute the preconditioners. Incomplete LU
factorization requires no ﬁll-ins hence no extra memory and CPU time in computing
the LU decomposed preconditioners, and its preconditioning decreases the number of
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iterations dramatically. Finally, the preconditioned GMRES method is used to solve
the system. The outline of the new algorithm is shown in Fig. 8 and Fig. 9.
Experimental results show that the proposed preconditioners work very eﬃcient.
Fig. 10 shows the number of GMRES iterations needed to extract the impedance of a
transmission line at diﬀerent frequency points. The preconditioners help reducing the
number of iterations up to an order of magnitude less than that of the original method
without preconditioners, and keep the number of its iterations almost constant at
diﬀerent frequency sample points. Fig. 11 demonstrates the eﬀect of preconditioners
on the rate of convergence. The residual norm decreases rapidly for the preconditioned
algorithm. In contrast, the decrease of the un-preconditioned GMRES method is very
slow. Fig. 12 shows the eﬀect of preconditioner on the number of GMRES iterations
with diﬀerent number of unknowns. As illustrated in Fig. 12, the preconditioned
algorithm is more than an order of magnitude less than the standard GMRES method
in the number of iterations. Fig. 13 shows CPU time comparison. As illustrated in
26
Reorder
Pq v?? ? ?
Incomplete LU
factorization
LUP ?~
Reorder
Incomplete LU
factorization
f
c
MI v?? ? ?
~ ~ ~
M LU? M LU?? ? ?
Fig. 9. Preconditioners construction
0.5 1 1.5 2 2.5 3
x 1010
0
500
1000
1500
Frequency  (Hz)
N
um
be
r o
f G
M
RE
S 
Ite
ra
tio
ns
No Preconditioner
Preconditioner
Fig. 10. Number of GMRES iterations
27
0 100 200 300 400 50010
−10
10−8
10−6
10−4
10−2
100
Number of GMRES Iterations
N
or
m
 o
f R
es
id
ua
l
No Preconditioner
Preconditioner
Fig. 11. Rate of convergence
500 1000 1500 2000 2500 3000 3500 4000
100
200
300
400
500
600
Number of Unknows
n
u
m
be
r o
f G
M
RE
S 
Ite
ra
tio
ns
No Preconditioner
Precondtioner
Fig. 12. Number of GMRES iterations
28
1000 2000 3000 4000 5000 6000 7000 80000
50
100
150
200
Number of Unknowns
CP
U
 T
im
e 
in
 S
ec
on
ds
No Preconditioner
Preconditioner
Fig. 13. CPU time
Fig. 13, the preconditioned algorithm is more than ten times faster than the standard
GMRES method without preconditioners.
D. Experimental Results
To demonstrate the accuracy and eﬃciency of PHiImp, several classes of test are
implemented. All the experiments were performed on the same computer with 3.2
GHz CPU and 1 GB memory.
1. Uniform Dielectric Cases
In the ﬁrst test, consider a transmission line with two parallel conductors, shorted at
the far end which is shown in Fig. 14 and Fig. 15. The length of each conductor is 1
cm. The cross section of each conductor is 30 µm × 30 µm and the space between two
conductors is 50 µm. Fig. 16 shows its impedance at diﬀerent frequency points. The
theoretical resonance frequencies should be 7.5 GHz and 22.5 GHz. PHiImp matches
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better than FastImp while its number of unknowns is ten times less than that of
FastImp. This is mainly because PHiImp eliminates the vector of panel currents
and node potentials. The vector of ﬁlament currents is suﬃcient to determine the
impedance in PHiImp. FastPep uses more variables, and thus is slower than FastImp.
The number of unknowns in PHiImp is signiﬁcantly less than FastImp and FastPep.
The most important advantage of PHiImp is its super fast running speed and
much less memory usage. The average running time of our algorithm is only 2.98
seconds for each sampling frequency point, whereas FastImp takes 132.02 seconds to
get the same accurate results. The memory usage of PHiImp is 1.9 while that of
FastImp is 47.3. Its speed is more than 50 times faster and its memory usage is 25
times less than FastImp.
In the second test, we consider a rectangular spiral inductor with diﬀerent num-
ber of full turns. The width, spacing and thickness of the rectangular spiral are 1
µm, 1 µm, 1 µm, respectively. The inner radius of the rectangular spiral is 5 µm.
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The frequency point is 1 GHz. Table II gives the comparison between FastImp and
PHiImp. Let the impedance computed by FastImp (higher accuracy) be Z which is
a complex number and the impedance computed by another program be Z ′. The
relative error is computed in the Frobenius norm ‖ Z − Z ′ ‖ / ‖ Z ‖. With respect
to FastImp (higher accuracy) in which the number of unknowns is ten times more
than that of PHiImp (Peps=0.01), the relative error of PHiImp is below 2%, while
that of FastImp with the same number of unknowns is about 5%. The running time
of PHiImp is about 30-100 times less than FastImp to get the same accuracy. Hence,
PHiImp is computationally more eﬃcient.
Table II also shows the performance comparison of our algorithm with diﬀerent
setting of Peps. The number of unknown and running time will increase as Peps
decreases. However, by doing this, the results will be more accurate. Since Peps gives
an asymptotic error bound, similar to the expansion order of FastCap and running
time/variance of QuickCap in capacitance extraction tools, Peps does not translate
directly to the accuracy of the computed impedance. The relationship between Peps
and the error of impedance can only be measured for an actual implementation using
a reference. For the current implementation and with FastImp as the reference, 0.01
is the default value.
Fig. 17 shows the number of GMRES iterations with diﬀerent number of un-
knowns in FastImp and PHiImp. Even with the same number of unknowns, its
number of iterations is about half of that in FastImp. This ﬁgure demonstrates that
the preconditioners in PHiImp greatly reduce the number of iterations in solving the
linear system. All these contribute to the signiﬁcant improvement of PHiImp.
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2. Multiple Dielectric Cases
Since FastImp can not handle multiple dielectrics, we use High Frequency Structure
Simulator [25] (HFSS) from AnSoft to verify the accuracy of PHiImp. HFSS uses
FEM.
In the ﬁrst test, consider a transmission line with the length of each conductor
being 1 cm. The cross section of each conductor is 1 µm × 1 µm and the space
between two conductor is 2 µm. The dielectric surrounding the conductors has rel-
ative permittivity r. The size of the dielectric is scaled to 10 cm × 10 cm × 10
cm. The frequency is 10 GHz. Table III shows the comparison between HFSS and
our algorithm. The maximum error of PHiImp compared to HFSS is 3%, which is
acceptable in practice. The average number of its iterations is 23 and its running
time is 3.62 seconds. The impedance for this case computed by FastImp is 51.1476
ohm since FastImp assumes uniform dielectric. Hence, there is huge diﬀerence be-
tween impedance of conductors embedded in uniform dielectric and that embedded
in multiple dielectrics. This demonstrates the importance of considering the eﬀect of
multiple dielectrics for impedance extraction.
In the second test, we extract the impedance of on-chip spiral inductor at diﬀerent
frequency points. Fig. 18 shows the layout of on chip spiral inductor. The width,
spacing and thickness of the rectangular spiral are 1 µm, 1 µm, 1 µm, respectively.
The medium surrounding the upper layer has relative permittivity 4.2 and the medium
surrounding the lower layer has relative permittivity 3.6. The spiral inductor is in the
interface between two layers. The impedance at diﬀerent frequency points computed
by HFSS and PHiImp are shown in Fig. 19. The average number of iterations and
running time of PHiImp are 24 and 4.87 seconds, respectively. The relative error of
PHiImp with respect to HFSS is below 3%. Note that the impedance in FastImp
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Fig. 18. Spiral inductor’s top view (a) and cross sectional view (b)
is computed in uniform dielectric for emphasizing the eﬀect of multiple dielectrics.
Fig. 19 demonstrates that PHiImp perform accurate impedance extraction of 3-D
general structures across wide frequency range.
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Table II. Comparison of Impedance (Ohm) for spiral inductor with uniform dielectric,
error is with respect to FastImp (higher accuracy)
FastImp FastImp PHiImp PHiImp
(higher accuracy) (Peps=0.02) (Peps=0.01)
two-turn
unknowns 1010 15554 280 720
iterations 40 92 9 17
impedance 1.730+0.570j 1.755+0.448j 1.732+0.501j 1.732+0.469j
error 6.9 % - 3.2% 1.7 %
CPU (sec) 5.92 157.07 0.96 1.48
three-turn
unknowns 1778 25154 396 1080
iterations 44 111 11 21
impedance 3.075+1.195j 3.088+1.109j 3.079+1.181j 3.080+1.155j
error 2.7 % - 2.2 % 1.1 %
CPU (sec) 8.41 184.28 1.02 2.79
four-turn
unknowns 2706 36290 860 2560
iterations 46 118 18 24
impedance 4.618+2.108j 4.790+1.799j 4.672+1.972j 4.695+1.814j
error 6.9 % - 4.1 % 1.9 %
CPU (sec) 13.07 202.65 1.96 4.40
ﬁve-turn
unknowns 5462 47426 1284 5120
iterations 50 123 21 28
impedance 6.347+3.352j 6.482+3.085j 6.390+3.301j 6.421+3.175j
error 4.2 % - 3.2 % 1.2 %
CPU (sec) 20.35 239.78 3.08 7.28
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Table III. Comparison of Impedance (Ohm) for a transmission line with multiple di-
electrics, error is with respect to HFSS
r HFSS PHiImp Relative Error
3 28.1031 27.8476 0.9 %
5 22.5185 22.1815 1.2 %
7 19.2886 18.8431 2.3 %
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CHAPTER IV
MAGNETIC MATERIAL MODELING
A. Introduction
Nowadays, magnetic materials become common in circuits of MEMS, RFID and
MRAM. MRAM is a new technology that provides fast, non-volatile, low power and
high density memory [26]. IBM recently published a 16Mb MRAM [27] that has fast
reading-access/writing-cycle time and small cell area as static random access mem-
ory (SRAM), and signiﬁcantly faster than ﬂash RAM. Table IV compares expected
MRAM features with other memory technologies. It is possible that MRAM will
replace ﬂash RAM as the dominating technology for non-volatile memory in the near
future.
Table IV. Comparison between MRAM and other memory technologies
MRAM SRAM DRAM Flash
Read Speed Fast Fastest Medium Fast
Write Speed Fast Fastest Medium Low
Array Eﬃciency Med/High High High Low/Med
Future Scalability Good Good Limited Limited
Cell Density Med/High Low High Medium
Non-Volatility Yes No No Yes
Endurance Inﬁnite Inﬁnite Inﬁnite Limited
Cell Leakage Low Low/High High Low
Low Voltage Yes Yes Limited Limited
Complexity Medium Low Medium Medium
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The basic structure of MRAM is illustrated in Fig. 20, where an array of magnetic
junction transistor (MJT) are used as storage devices. An MJT consists of a free
layer of “soft” nonlinear magnetic materials that can be programmed to change its
magnetic orientation, and a ﬁxed layer of “hard” magnetic materials that can not
change its magnetic orientation. The long axis of the free layer is oriented parallel
to the uniaxial anisotropy magnetic orientation of the ﬁxed layer, resulting in the
magnetic orientation of the free layer in two stable states: in the same direction as
the ﬁxed layer (parallel) or in the opposite direction (anti-parallel). MJT is placed
near the top metal layers of CMOS circuits.
A schematic cross-sectional view of a integrated MRAM cell for a 1T-1MTJ
cell [28] is shown in Fig. 21. The MRAM process module is integrated between the last
two layers of metal in an otherwise standard semiconductor process ﬂow. The MRAM
is termed a ”back-end” module because it is inserted after all of the associated CMOS
circuitry has been fabricated [28]. This integration scheme requires no alteration to
the front-end CMOS process ﬂow. The back-end approach separates the specialized
magnetic materials processing from the standard CMOS process. Fig. 22 shows the
micrograph of the MRAM cell [28]. MRAM module is inserted between metal layer 4
and metal layer 5. The latest racetrack technology developed by IBM [29] is diﬀerent
from the MJT technology, but the racetrack technology also uses nonlinear magnetic
wires. Therefore, modeling the magnetic materials is equally important.
In this chapter, we present the magnetic material modeling. Starting from an-
alyzing the hysteresis loop of magnetic ﬁeld and magnetization, we model the mag-
netic characteristics by the Landau-Lifshitz-Gilbert (LLG) equation. The LLG equa-
tion describes the magnetic behavior including gyromagnetic switching processes with
damping and is widely used in the ﬁeld of micromagnetics. It can be solved by small
signal approximation to obtain the eﬀective relative permeability which presents the
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relationship between magnetization and magnetic ﬁeld.
B. Relationship between Magnetic Field and Magnetization
In electromagnetism, magnetic characteristics of a material can be represented by the
relative permeability µr, which is deﬁned as
B = µ0µrH, (4.1)
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M = (µr − 1)H, (4.2)
where µ0 is the permeability of free space, B is the magnetic ﬂux, H is the magnetic
ﬁeld and M is the magnetization of the material.
Fig. 23 shows the relationship between H and M. For linear magnetic materials,
H and M relationship is a straight line with constant ﬁxed slope implying that µr is
constant.
For nonlinear magnetic materials, H and M relationship is a hysteresis loop of
varying slope implying that µr is a function of magnetic ﬁeld and dependent on the
history of magnetic ﬁeld.
C. Landau Lifshitz Gilbert Equation
The loop is diﬀerent if H is at a diﬀerent frequency. The whole picture between H
and M is given by LLG equation. Therefore, we use the LLG equation to compute
the relative permeability µr of nonlinear magnetic materials. LLG equation describes
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the magnetic behavior of a grain in magnetic ﬁeld including gyromagnetic switching
processes with damping
dM
dt
= γH×M− α
Ms
M× dM
dt
, (4.3)
where γ is the gyromagnetic ratio, Ms is the saturation magnetization and α is a
dimensionless damping factor. Fig. 24 gives a better understanding of LLG equation.
The ﬁrst term on the right hand side of LLG equation corresponds to the torque
produced by a ﬁeld H ×M as “rotational force”. The second term corresponds to
the torque produced by a ﬁeld M× dM
dt
as “centripetal force”.
LLG equation is widely used to model the switching process of magnetization
in both industry and academia [30] [31] [32]. Given a magnetic ﬁeld in the desired
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ﬁnal direction, the grain loses energy and the magnetization will align to the applied
magnetic ﬁeld after a number of precession ﬁeld [33].
D. Frequency Dependent Relative Permeability
The magnetic ﬁeld in equation (4.3) can be expressed as
H = H0 + h, (4.4)
where H0 is the static magnetic ﬁeld, h is the magnetic ﬁeld perturbation. Similarly,
the magnetization is
M = M0 +m, (4.5)
where M0 is the static magnetization, m is the magnetization perturbation. As shown
in Fig. 23, the ﬁrst derivative of the H-M function is continuous. Assume H0 and
M0 is along the z-axis, in component form the above equations are
H = hxx+ hyy + (H0 + hz)z,
M = mxx+ myy + (M0 + mz)z,
(4.6)
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where x,y, z are unit vectors along x, y and z axes. Equation (4.3) can now be
expanded to give
dmx
dt
= myγH0 + α
dmy
dt
+ myγhz − hyγ(M0 + mz),
dmy
dt
= −mxγH0 − αdmx
dt
−mxγhz + hxγ(M0 + mz),
dmz
dt
= mxγhy −myγhx.
(4.7)
In the small signal approximation higher order terms of m and h are set equal to zero.
The small signal approximation is therefore
dmx
dt
= myγH0 + α
dmy
dt
− hyγM0,
dmy
dt
= −mxγH0 − αdmx
dt
+ hxγM0,
dmz
dt
≈ 0.
(4.8)
The second order diﬀerential of equation (4.8) is
m¨x = m˙yγH0 + αm¨y − h˙yrM0,
m¨y = −m˙xγH0 − αm¨x + h˙xrM0,
mz ≈ 0.
(4.9)
Rewriting equation (4.9) we have
(1 + α2)m¨x+2γH0αm˙x + (γH0)
2mx
= γ2H0M0hx + rM0αh˙x − γM0h˙y,
(1 + α2)m¨y+2γH0αm˙y + (γH0)
2my
= γ2H0M0hy + rM0αh˙y + γM0h˙x,
mz ≈ 0.
(4.10)
If the time dependence of the m and h quantities is of the form exp(jωt), the relative
permeability µr can be deﬁned which relates the magnetization m to the magnetic
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ﬁeld h: m = µ0(µr − 1)h. Therefore, the relative permeability can be obtained by
solving the LLG equation with small signal approximation [34] [35]
µr = 1 +
γM0(γH0 + jαω)
µ0[(γH0 + jαω)2 − ω2] , (4.11)
where H0 is the magnitude of H0, M0 is the project magnitude of M0 in the direction
of H0, µ0 is permeability of vacuum, ω = 2πf and f is the frequency. The detailed
derivation can be found in [34].
Equation (4.11) shows the frequency dependent µr is a function of magnetic ﬁeld
and magnetization. The real and imaginary part of relative permeability across wide
frequency range for diﬀerent values of H0 are shown in Fig. 25 and 26, respectively.
The resonance frequency drifts towards higher frequency as magnetic ﬁeld increases.
Fig. 27 and 28 demonstrate the tendency of relative permeability according to the
change of magnetization. Similar to the results shown in Fig. 25 and 26, relative
permeability varies signiﬁcantly at diﬀerent frequency point. The relative perme-
ability changes rapidly when the frequency approaches the resonance frequency. For
this particular example, the ratio could be as large as 2. It is now easy to see that
the traditional method [15] [36] modeling linear magnetic material with assuming a
constant µr does not work for nonlinear magnetic material analysis.
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Fig. 25. Eﬀect of the magnetic ﬁeld on the real part of µr
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Fig. 26. Eﬀect of the magnetic ﬁeld on the imaginary part of µr
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Fig. 27. Eﬀect of the magnetization on the real part of µr
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Fig. 28. Eﬀect of the magnetization on the imaginary part of µr
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CHAPTER V
INDUCTANCE EXTRACTION WITH
MAGNETIC MATERIALS
A. Introduction
Inductance extraction is the process of computing the complex frequency dependent
impedance matrix of multi-conductors, under the magnetoquasistatic approximation
assuming that there is no charge accumulation on the surface. Fast and accurate
inductance extraction is important for timing veriﬁcation and signal integrity anal-
ysis of VLSI circuits, packages, multi-chip modules, and printed circuit boards. As
the need for modeling large and complex structures increases, developing eﬃcient
inductance extraction algorithms is of great practical importance for the emerging
marketplace.
As described in Chapter IV, the magnetic materials become common in circuits of
MEMS, RFID and MRAM. We found that the existence of magnetic materials could
signiﬁcantly increase the inductance for nearby interconnects and pose a challenge
to interconnect inductance extraction. In our examples, the inductance increases up
to 2X in the presence of nearby magnetic materials. Most previous work, such as
FastHenry [5], cannot deal with magnetic materials. Recently, FastMag [15] was pro-
posed for inductance extraction in the presence of only linear magnetic materials.
Ansoft’s Maxwell 3D [16] can extract interconnect inductance in the presence of non-
linear magnetic materials. Maxwell 3D uses ﬁnite elements and automatic adaptive
meshing techniques to compute the electrical and electromagnetic behavior. However,
the speed of Maxwell 3D is slow. The increasing adaption of magnetic materials in
large complex IC requires fast inductance extraction.
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This chapter presents a fast algorithm to extract inductance in the presence of
magnetic materials. Base on the eﬀective relative permeability introduced in Chapter
IV, we model the nonhomogeneous magnetic characteristics by the ﬁctitious magnetic
charge method and the equivalent charge method.
The system is solved iteratively. We start with an initial permeability. In each
iteration, we update the relative permeability based on the changes of conductor
currents and magnetic charges. The iterative procedure will stop until the relative
permeability diﬀerence between consecutive iterations becomes less then a user de-
ﬁned bound. To speed up the algorithm, we apply a number of innovative techniques.
A reduced system is established based on the magnetic charge eﬀect approximation,
and then get accelerated by solenoidal basis method. All these contribute to the high
eﬃciency of our algorithm.
Experimental results give the comparison between Maxwell 3D and the new
algorithm for several test cases. The relative error of the new algorithm with respect
to Maxwell 3D is below 3%, while its running time is 1.8X to 12.9X less than that of
Maxwell 3D.
B. Inductance Extraction Formulation
For a system with n terminal pairs, let Z(ω) ∈ Cn×n denote the impedance matrix
at frequency ω. Then,
Z(ω)It(ω) = Vt(ω), (5.1)
where It, Vt ∈ Cn are the vectors of terminal currents and voltages, respectively. Sev-
eral integral equation based approaches have been used to derive the Z(ω) associated
with a given package or interconnect structures [37]. The integral formulations are de-
rived by assuming sinusoidal steady state and then applying the magnetoquasistatic
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assumption that the displacement current ωE (where  is the permittivity and E is
the electric ﬁeld) is negligible. Given this, the vector potential A, can be related to
the resistive current J, by
A(r) =
µ
4π
∫
V ′
J(r′)
|r− r′|dV
′, (5.2)
where µ is the permeability and V ′ is the volume of all conductors. The vector
potential A also satisﬁes the constraint
∇×A = µH, (5.3)
∇ ·A = 0. (5.4)
From Faraday’s law and the deﬁnition of A, the electric ﬁeld E and vector
potential A follow that
E = −jωA−∇φ, (5.5)
where φ is referred to as the scalar potential. Assuming the ideal conductor con-
stitutive relation J = σE where σ is the electrical conductivity, and combining this
relation with equation (5.2) and (5.5) results in
J(r)
σ
+
jωµ
4π
∫
V ′
J(r′)
|r− r′|dV
′ = ∇φ(r). (5.6)
Then, by simultaneously solving (5.4) with the current conservation equation
∇ · J(r) = 0, (5.7)
conductor current densities and the scalar potential can be computed.
Given the magnetoquasistatic assumption, the current within a long thin conduc-
tor can be assumed to ﬂow parallel to its surface, as there is no charge accumulation
on the surface. For a long thin structures such as pins of a package or connector, the
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conductor can be divided into ﬁlaments of rectangular cross section inside which the
current is assumed to ﬂow along the length of the ﬁlament. Equation (5.6) can be
rewritten as (
li
σsi
)
Ii + jω
b∑
j=1
(
µ
4πsisj
∫
Vi
∫
V ′j
li · lj
|r− r′|dV
′
j dVi
)
Ij
=
1
si
∫
si
(φa − φb)dS,
(5.8)
where li is the length of ﬁlament i, si and sj is the cross section area of ﬁlament i and
j, respectively, b is the total number of ﬁlaments except ﬁlament i, Ii is the current
inside ﬁlament i, li, lj is a unit vector along the length of the ﬁlament, respectively,
Vi, V
′
j are the volumes of ﬁlaments i and j, respectively, φa and φb are the potentials
on the ﬁlament end surfaces.
Note that the right hand side of equation (5.8) results from integrating ∇φ along
the length of the ﬁlament, and is the average potential on face a minus the average
potential on face b. Equation (5.7) and (5.8) are the basic formulations for inductance
extraction.
C. Magnetostatic Field Modeling
For 3-D structures with conductors and magnetic materials, we can assume that the
currents are distributed in conductor volumes and magnetic charges are distributed
on magnetic material surfaces. See Fig. 29 for an illustration. The magnetic material
surfaces is divided into panels, each of which has constant magnetic charge density.
The conductor volumes is divided into ﬁlaments, each of which carries current with
constant density along the length. The extraction problem can be represented as
an equivalent free space problem with ﬁctitious magnetic charges distributed on the
magnetic material surfaces [38].
53
Magnetic field
Hj
Current I with
current density J
Magnetization
M
Magnetic charge
Nonlinear magnetic Material
Current carrying
 conductor
Fig. 29. Magnetostatic ﬁeld modeling
The normal component of B is continuous across the magnetic material interface.
The boundary condition at a point r on the magnetic material surfaces must satisfy
Ba(r) · n(r) = Bb(r) · n(r), (5.9)
where Ba and Bb are the magnetic ﬂux of the two adjacent regions a and b, respec-
tively, n is the unit vector normal to the magnetic material surface. From equa-
tion (4.1) and (4.2), B = µ0(H+M). Therefore, equation (5.9) becomes
Ha(r) · n(r)−Hb(r) · n(r) = Mb(r) · n(r)−Ma(r) · n(r). (5.10)
Since µa = µb on the magnetic material interfaces, Ha(r) · n(r) − Hb(r) · n(r) is
not equal to 0. In other words, H is discontinuous at the magnetic material inter-
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faces. To avoid imposing such complex requirements, we introduce ﬁctitious magnetic
charge [38], which is similar to the way we introduce electric charge in capacitance
extraction with multiple dielectrics. In order to correctly impose the conditions in
equation (5.9) and (5.10), the ﬁctitious magnetic charges must satisfy the boundary
condition on the magnetic material interfaces
ρm(r)
λ(r)
=
1
4π
∫
V
∇× J(r′) · n(r)
|r− r′| dV −
1
4π
∫
Sm
ρm(r′) · n(r)
|r− r′| dSm, (5.11)
λ(r) =
2(µr − 1)
µr + 1
, (5.12)
where ρm is the ﬁctitious surface charge density, λ(r) is the factor scaling real magnetic
charges to ﬁctitious magnetic charges, V is the union of conductor volumes, Sm is
the surface of the magnetic materials, and J is the conductor current density. Note
that the ﬁrst term on the right hand side of equation (5.11) represents the normal
magnetic ﬁeld due to conductor currents, and the second term on the right hand side
represents the normal magnetic ﬁeld due to ﬁctitious magnetic charges.
The conductor current must satisfy the integral equation derived based on a mod-
iﬁed vector potential including the eﬀect of magnetic charge and conductor current
distribution [15]
J(r)
σ
+
jωµ0
4π
∫
V
J(r′)
|r− r′|dV −
jωµ0
4π
∫
Sm
∇ρm(r′)
|r− r′| dSm = −∇φ(r), (5.13)
where σ is the conductivity and φ(r) is the scalar potential. Note that the second
term as well as the third term on the left hand side of equation (5.13), divided by
jωµ0, represent the vector potential due to conductor currents and ﬁctitious magnetic
charges, respectively.
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Furthermore, the Kirchhoﬀ’s current law must be satisﬁed
∇ · J(r) = 0. (5.14)
Based on equation (5.11-5.14), the circuit formulation can be expressed in the
following matrix form⎡⎢⎢⎢⎢⎣
R + jωL −jωLp −ATe
−HJ Hp + I 0
Ae 0 0
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
Ifc
qm
φen
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣
0
0
It
⎤⎥⎥⎥⎥⎦ . (5.15)
In the unknown vector of equation (5.15), Ifc is the vector of conductor ﬁlament
currents, qm is the vector of magnetic charge density, I is the identity matrix and φ
e
n
is the vector of node voltages. The right hand side component It denotes vector of
terminal currents. Matrix R is the diagonal matrix of resistance and given by
R[i, i] =
li
σSi
, (5.16)
where li and Si are the length and cross section area of ﬁlament i, respectively. Matrix
L is the dense, symmetric positive deﬁnite matrix of partial inductances and given
by
L[i, j] =
µ0
4πSiSj
∫
Vi
∫
Vj
Ii · Ij
|r− r′|dVjdVi, (5.17)
where Ii and Ij is the unit current vector along the length of ﬁlament i and j, re-
spectively, Vi and Vj are the volume of ﬁlament i and j, respectively, Si and Sj are
the cross section area of ﬁlament i and j, respectively. Matrix ATe is the nodal inci-
dence matrix providing the diﬀerence of node voltage and Ae enforces the boundary
condition.
Matrix element Lp[i, j] corresponds to the impact of magnetic charge on magnetic
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material panel j to the conductor ﬁlament i and is given by
Lp[i, j] =
µ0
4πSiSj
∫
Vi
∫
Sj
∇ 1|r− r′| · n(r)dSjdVi. (5.18)
Matrix element HJ [i, j] is the magnetic ﬁeld from conductor ﬁlament current j
to the magnetic panel i and given by
HJ [i, j] =
λ(r)
4πSiSj
∫
Si
∫
Vj
∇× Ij|r− r′| · n(r)dVjdSi. (5.19)
Matrix element Hp[i, j] is the magnetic ﬁeld from magnetic panel j to the mag-
netic panel i and given by
Hp[i, j] =
λ(r)
4πSiSj
∫
Si
∫
Sj
∇ 1|r− r′| · n(r)dSjdSi. (5.20)
In equations ( 5.19- 5.20), the elements of sub-matrices HJ and Hp are related to
the nonlinear frequency dependent relative permeability µr. The strongly nonlinear
feature of µr lies in its relationship with magnetization, magnetic ﬁeld and frequency
as shown in equation (4.11). The magnetization depends on the nature and status
of the magnetic materials, while the magnetic ﬁeld depends on the distribution of Ifc
and qm.
D. Speed Up
To speed up the algorithm, we apply a number of innovative techniques. A reduced
system is established based on the magnetic charge eﬀect approximation, and then
gets accelerated by the solenoidal basis method. First of all, the linear system (5.15)
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is modiﬁed as⎡⎢⎢⎢⎢⎣
R + jωL + Hc 0 −ATe
−HJ Hp + I 0
Ae 0 0
⎤⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎣
Ifc
qm
φen
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣
0
0
It
⎤⎥⎥⎥⎥⎦ , (5.21)
where Hc = −jωLp(Hp + I)−1HJ . Note the individual elements in the sub-matrix
Hp decay at the speed of 1/r
2. The interaction between magnetic panels in the same
node is much stronger than that between magnetic panels of diﬀerent nodes. Based
on the observation, a magnetic charge eﬀect approximation is used in our algorithm.
The approximation transforms the eﬀect of all magnetic panels in one node by only
one magnetic panel per node. This transformation has shown to be accurate and
eﬃcient in impedance extraction with multiple dielectrics [39] [40].
We construct an incidence matrix ATq ∈ Rp∗m (p, m is the total number of panels
and nodes in magnetic material surfaces, respectively) to replicate node potential to
its corresponding panels while Aq sums the charges at each node. Let qn be the vector
of magnetic charge density. Each entry of qn is for one node which approximates the
eﬀects of all panels in that node. Vector qn satisﬁes
AqHJI
f
c =
1
np
Aq(Hp + I)A
T
q qn, (5.22)
where np is the number of panels per node. We calculate the diagonal entries of the
matrix 1
np
Aq(Hp + I)A
T
q and set the inverse of the resulting diagonal matrix as P .
The eﬀect of magnetic surface charges on the potential drop can be approximated as
1
np
jωLpA
T
q PAqHJ , whose physical meaning is to map the magnetic panels’ eﬀect to
the conductor ﬁlaments. Therefore, equation (5.15) can be transformed by eliminating
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qm ⎡⎢⎣ Z −ATe
Ae 0
⎤⎥⎦
⎡⎢⎣ Ifc
φen
⎤⎥⎦ =
⎡⎢⎣ 0
It
⎤⎥⎦ , (5.23)
where Z = R + jωL − 1
np
jωLpA
T
q PAqHJ . The detailed illustration of the matrix
transformation can be found in [41] [42].
To further accelerate the algorithm, the solenoidal basis method [43] is used to
solve equation (5.23). Let
Ifc = I
′ + Ip, (5.24)
where Ip is a current vector that satisﬁes the constraints
AeIp = It. (5.25)
The following linear system can be derived from equation (5.23)⎡⎢⎣ Z −ATe
Ae 0
⎤⎥⎦
⎡⎢⎣ I ′
φen
⎤⎥⎦ =
⎡⎢⎣ −ZIp
0
⎤⎥⎦ , (5.26)
and solved for the unknown current I ′. Note that in the original problem, the input
current is given, while in the solenoidal basis formulation, the input potential is given
instead. The current vector Ip can easily be obtained by a number of techniques. For
instance, when the known branch current has unit magnitude, one can assign a unit
current to ﬁlaments on an arbitrary path from node with input source current to the
node with output source current. We can get AeI
′ = 0, from equation (5.26) which
means that the null space of Ae represents a basis for current that obeys Kirchhoﬀ’s
law.
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Given a full-rank matrix
F ∈ Rf∗(f−n), (5.27)
where f and n are the total number of ﬁlaments and nodes in conductor volumes,
respectively, such that AeF = 0, a current vector computed as follows
I ′ = Fx, x ∈ Rf−n, (5.28)
which satisﬁes the constraint AeI
′ = 0 for all x. A purely algebraic approach such
as QR factorization of Ae cannot be used to compute F due to the prohibitive cost
of computation and storage. We deﬁne a unit current ﬂow in a close loop as a local
solenoidal function. Each such mesh current is represented as a vector and the set of
these vectors forms the column of F matrix. The local nature of these mesh currents
leads to eﬃcient computation and storage schemes for F . Since the current vector
I ′ = Fx automatically satisﬁes the constraint
AeI
′ = 0, (5.29)
we only need to solve
ZFx− ATe φen = −ZIp. (5.30)
After eliminating the branch potential unknowns φen by multiplying this equation with
F T , the reduced system
F TZFx = −F TZIp, (5.31)
can be solved via a suitable iterative scheme such as the GMRES method. Once x is
obtained, current is computed as
I ′ = Fx. (5.32)
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At last, we determine the conductor potential diﬀerence by computing ZI ′ + ZIp.
Consequently, the overall inductance for the analyzed structure is obtained by dividing
terminal potential drops by terminal currents.
The complete ﬂow of our algorithm is described as follows. We solve the equa-
tion (5.31) iteratively. We start with an initial relative permeability. In each iteration,
we update the relative permeability based on the changes of conductor currents and
magnetic charges. The iterative procedure will stop until the relative permeability
diﬀerence between consecutive iterations becomes less then a user deﬁned bound. The
overall ﬂow is described in Algorithm 1.
Algorithm 1
1: Set user deﬁned error bound ε and initial value of H0 and M0;
2: Generate the solenoidal basis matrix F and the current vector Ip;
3: for iteration i = 1, 2, ... do
4: Update entries of matrix Z according to µr(i− 1);
5: Solve the system F TZFx = −F TZIp to determine the current vector x;
6: Compute the ﬁlament current vector Ifc = Fx+ Ip and magnetic charge vector
qn = PAqHJI
f
c ;
7: Update µr(i) based on the solution of vectors I
f
c and qn;
8: if |µr(i)− µr(i− 1)| < ε then
9: stop the inner loop, get solution from iteration i;
10: end if
11: end for
12: Determine the conductor potential diﬀerence by computing Z(I ′ + Ip).
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E. Experimental Results
1. Accuracy and Eﬃciency
To demonstrate the accuracy and eﬃciency of the new algorithm, we consider a
conductor array with a series of magnetic blocks which is the typical structure in
MRAM. See Fig. 30 for an illustration. The length of conductor is 100um. The cross
section of the conductor is 2.5um × 1um. The length and thickness of the magnetic
blocks is 5um and 1um, respectively. The distance between the magnetic blocks
(bottom edge) and conductor (top edge) is 0.1um.
y
x
z
Fig. 30. Conductor array with magnetic blocks
Table V shows the inductance computed by Maxwell 3D and the new algorithm.
The blocks are set to be non-magnetic (vacuum), nonlinear magnetic (CoFe, Permal-
loy and CoZnNb) and linear magnetic, respectively. The inductance value is for the
central line in the conductor array. The eﬀective inductance value is the partial induc-
tance which includes self inductance and mutual inductance from nearby conductors.
Compared to Maxwell 3D, the relative error of the new algorithm is below 3%.
One of the most important advantages of the proposed algorithm is its fast speed.
Fig. 31 gives the eﬃciency comparison between Maxwell 3D and the new algorithm
for the experiential cases shown in table V with all frequency points. From Fig. 31,
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we ﬁnd that the new algorithm is up to one magnitude faster than Maxwell 3D.
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Fig. 31. CPU time ratio of Maxwell 3D over our algorithm
2. Magnetic Characteristics Analysis
As shown in table V, the existence of the magnetic materials signiﬁcantly increases the
inductance of the nearby interconnects, up to almost two times. Ignoring the eﬀect
of magnetic materials could create up to 100% error to the interconnect inductance
value. Fig. 32 shows the cross sectional view of the magnetic ﬂux density |B| when
Permalloy as magnetic material. The magnetic ﬂux density |B| is strongly eﬀected
by the magnetic blocks. From table V and Fig. 32, it is clear that we must consider
the eﬀect of nonlinear magnetic materials in the research and development of the
technology involving nonlinear magnetic materials.
The analysis of nonlinear magnetic materials is more complicated than that of
linear magnetic materials because it is state dependent and current dependent. We
give the ﬁrst algorithm capable of simulating the state dependent and current depen-
dent behavior of the interconnect inductance. Fig. 33 shows the normalized induc-
tance in the presence of magnetic materials in diﬀerent states. Note that L0 denotes
the inductance of conductor in the presence of non-magnetic materials (µr=1). As
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Fig. 32. Cross sectional view of |B|.
described in Chapter IV, one of the most important properties of the nonlinear mate-
rials is “state dependent”. Our experiments show that diﬀerent states could lead to
30% diﬀerence in inductance. Fig. 34 shows the normalized inductance at diﬀerent
frequency points with the eﬀects of conductor currents. The conductor currents will
signiﬁcantly inﬂuence the magnetic ﬁeld across the nearby magnetic blocks. As show
in our experiment, the diﬀerent currents could lead to about 10% diﬀerence in induc-
tance. From Fig. 33 and. 34, we claim that the nonlinear magnetic materials greatly
inﬂuence the value of inductance. It is very important to consider the nonlinearity of
magnetic materials on the interconnect inductance extraction.
At last, we show how to utilize the extracted frequency dependent inductance for
circuit analysis. The inductance extracted from our algorithm is frequency dependent.
Such an inductance cannot be directly incorporated into most SPICE simulators.
However, most SPICE simulators accept multi-port scattering (S) parameter models.
We can calculate the S-parameter matrix [S] from inductance [35]. A simple example
of a wire modeled as an inductor with two ports is given to show the transformation.
The S-parameter matrix is
[S] =
1
2 + ZL/Z0
⎡⎢⎣ ZL/Z0 2
2 ZL/Z0
⎤⎥⎦ ,
64
n
 o
 r m
 a
 l i z
 e
 d  
 
i n
 d u
 c t
 a n
 c e
   ( L
 / L
 o ) 
Fig. 33. Eﬀect of M0 (M0 = MScos(theta)) on the inductance
where ZL = jωL, Z0 is the output impedance.
In SPICE simulators, the S-parameters can be input ﬁles in touchstone or citi
format, and incorporated into the multi-port (MPORT) model. The detailed syntax
is shown as follows:
Mname n+1 n
−
1 n
+
2 n
−
2 ... n
+
N n
−
N Sname
.model Sname mport param = s file = filename
nport = val [fileformat = citi|touchstone] [Z0 = val]
where Mname is the MPORT model, n+i and n
−
i , 1 ≤ i ≤ N , represent the positive
and negative element nodes at each port, respectively, Sname is the name of the model
in which the port description is given, mport identiﬁes this as a multi-port model,
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Fig. 34. Eﬀect of conductor current on the inductance
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param speciﬁes the parameter type as S-parameters, fileformat is the format of ﬁle
which can be either citi or touchstone and Z0 is the output impedance for every port
with default value as 50Ohm.
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Fig. 35. Magnitude of S-parameters for interconnect with non-magnetic blocks
Fig. 35 to 38 demonstrate the comparison of the S-parameters (magnitude&phase)
between with non-magnetic blocks and with magnetic blocks. The parameters S11
(input port voltage reﬂection coeﬃcient) and S12 (reverse voltage gain) are sensitive
to magnetic materials. From Fig. 35 to 38, we ﬁnd that the existence of magnetic
materials has important eﬀect on the circuit performance.
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Fig. 36. Magnitude of S-parameters for interconnect with magnetic blocks
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Table V. Inductance (nH) computed by Maxwell 3D and the new algorithm, error is
with respect to Maxwell 3D
Freq (GHz) 0.1 0.5 1 3 5 8 10
Max. 3D 1.021 1.016 1.007 0.989 0.986 0.983 0.983
Vacuum µr = 1 New Alg. 1.011 1.010 0.996 0.980 0.978 0.971 0.971
Error(%) 1.0 0.5 1.1 0.9 0.8 1.2 1.2
Max. 3D 1.767 1.776 1.762 1.727 1.716 1.706 1.701
CoFe New Alg. 1.729 1.751 1.772 1.772 1.697 1.670 1.655
Error(%) 2.3 1.4 0.6 2.6 1.1 2.1 2.7
Nonlinear Max. 3D 1.922 1.927 1.991 1.952 1.941 1.929 1.924
Magnetic Permalloy New Alg. 1.857 1.902 1.931 1.928 1.923 1.920 1.919
Material Error(%) 3.4 1.3 3.0 1.2 1.0 0.5 0.3
Max. 3D 1.426 1.415 1.389 1.321 1.276 1.217 1.182
CoZnNb New Alg. 1.428 1.452 1.378 1.357 1.313 1.233 1.184
Error(%) 0.2 2.6 0.8 2.7 2.9 1.3 0.2
Linear Max. 3D 1.378 1.369 1.354 1.338 1.331 1.327 1.324
Magnetic µr = 1e3 New Alg. 1.395 1.379 1.378 1.363 1.348 1.339 1.319
Material Error(%) 1.2 0.7 1.8 1.8 1.3 1.0 0.4
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Fig. 37. Phase of S-parameters for interconnect with non-magnetic blocks
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Fig. 38. Phase of S-parameters for interconnect with magnetic blocks
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CHAPTER VI
COMPACT AND ACCURATE INTERCONNECT MODEL
A. Introduction
Increasing clock speeds, die sizes, and power dissipations have driven VLSI manu-
facturers to abandon the simple scaling approach of interconnect wiring. Instead,
they employ a hierarchy of metal wiring levels. Thinner wiring levels are used at
the circuit level where density is required, and thicker layers at the top or global
levels in order to route low-skew clock trees, low-loss power distribution buses, and
the fastest signal interconnects. This trend, coupled with the recent introduction of
copper wiring (because its resistivity is approximately half that of aluminum wiring)
has made inductance modeling necessary to be included in the interconnect model.
Since the interconnect model includes mutual inductances between every pair of
conductors, the resulting circuit matrix is very dense [44] [45] [46]. As an example,
large clock net topologies along with power grid can lead to the number of self in-
ductances of the order of 100K and mutual inductance of the order of 10G. Hence
the SPICE simulation is infeasible due to impractical time and memory requirements.
This has been the main bottleneck in the use of the interconnect RLC models. The
following techniques can be used to sparsify the inductance matrix.
The simplest approach to sparsify the inductance matrix is to discard all mutual
coupling terms falling below a certain threshold. This translates to removing entries
from the inductance matrix, thus making it sparse and faster to process. However, the
resulting matrix can become non-positive deﬁnite, and the sparsiﬁed system becomes
active and generates energy (positive poles) [47]. Unlike capacitance matrices which
can be truncated to represent only localized couplings, there is no guarantee on either
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the degree of sparsity or stability for the inductance matrix truncation.
As an alternative to simple truncation, the shift-truncate method proposed in [48]
can guarantee that the generated sparse inductance matrix is positive deﬁnite. How-
ever, the accuracy is not satisfactory [49] [17].
Recently, a new circuit element K, which is deﬁned as the inverse of inductance,
is introduced and is incorporated into a simulation tool KSim [17]. The locality of
K is demonstrated. Thus, the K matrix can be easily sparsiﬁed by dropping small
entries while keeping the stability.
In this chapter, we study the practical issues of the RKC model. We validate
the RKC model by circuit simulations of practical examples. The RKC model is
very sparse and stable, and accurately captures the inductance eﬀect. Furthermore,
we propose an eﬃcient way to achieve high accuracy extraction based the delay sen-
sitivity analysis. Interconnect R and L/K close to driver should be extracted with
high accuracy, while interconnect C close to receiver should be extracted with high
accuracy.
B. Sparse K Model
We illustrate the locality of K matrix by using a simple example of one wire divided
into ten segments. we consider a layout example with one wire divided into ten
segments, as shown in Fig. 39. The length, width and thickness of each segment are
10 µm, 0.2 µm and 0.2 µm, respectively.
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Fig. 39. One wire with ten segments
The L matrix and its inverse K = L−1 matrix are
L =10−12×⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
8.895 1.382 0.525 0.341 0.251 0.201 0.167 0.141 0.125 0.111
1.382 8.895 1.382 0.525 0.341 0.251 0.201 0.164 0.144 0.125
0.525 1.382 8.895 1.382 0.525 0.339 0.254 0.193 0.168 0.143
0.341 0.525 1.382 8.895 1.382 0.525 0.337 0.250 0.202 0.166
0.251 0.341 0.525 1.382 8.895 1.382 0.525 0.341 0.254 0.199
0.201 0.251 0.339 0.525 1.382 8.895 1.382 0.525 0.341 0.251
0.167 0.201 0.254 0.337 0.525 1.382 8.895 1.382 0.525 0.341
0.141 0.164 0.193 0.250 0.341 0.525 1.382 8.895 1.382 0.525
0.125 0.144 0.168 0.202 0.254 0.341 0.525 1.382 8.895 1.382
0.111 0.125 0.143 0.166 0.199 0.251 0.341 0.525 1.382 8.895
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
,
(6.1)
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K = 109×⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
11.55 −1.71 −0.35 −0.24 −0.16 −0.13 −0.10 −0.08 −0.07 −0.06
−1.71 11.80 −1.65 −0.32 −0.21 −0.14 −0.11 −0.09 −0.08 −0.08
−0.35 −1.65 11.81 −1.64 −0.31 −0.21 −0.15 −0.10 −0.09 −0.09
−0.24 −0.32 −1.64 11.81 −1.64 −0.31 −0.20 −0.14 −0.11 −0.10
−0.16 −0.21 −0.31 −1.64 11.82 −1.64 −0.31 −0.21 −0.15 −0.12
−0.13 −0.14 −0.21 −0.31 −1.64 11.82 −1.64 −0.31 −0.21 −0.16
−0.10 −0.11 −0.15 −0.20 −0.31 −1.64 11.81 −1.64 −0.32 −0.24
−0.08 −0.09 −0.10 −0.14 −0.21 −0.31 −1.64 11.81 −1.65 −0.35
−0.07 −0.08 −0.09 −0.11 −0.15 −0.21 −0.32 −1.65 11.80 −1.70
−0.06 −0.08 −0.09 −0.10 −0.12 −0.16 −0.24 −0.35 −1.70 11.55
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
.
(6.2)
It can be observed that the oﬀ-diagonal elements in K matrix decrease faster
than that of the inductance matrix. The mutual inductance L81 is 1.6% of the self
inductance L11, while |K81| is only 0.6% of the self term K11. We call K matrix has
locality. The physical explanation of the locality of K matrix can be found in [49] [50].
Since K matrix is a sparse diagonally dominant matrix, we only need to consider
a small number of oﬀ-diagonal entries [49]. If we drop the small oﬀ diagonal terms in
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K, we obtain a band matrix K˜3 with bandwidth is 3
K˜3 = 10
9×⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
11.55 −1.71
−1.71 11.80 −1.65
−1.65 11.81 −1.64
−1.64 11.81 −1.64
−1.64 11.82 −1.64
−1.64 11.82 −1.64
−1.64 11.81 −1.64
−1.64 11.81 −1.65
−1.65 11.80 −1.70
−1.70 11.55
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
.
(6.3)
The K˜3 matrix, which is a subset of the K matrix is capable of accurately capturing
the inductance eﬀect in the circuit simulation.
Since K has C-like locality, we only need to consider a small number of neighbors
in the K method. The procedure of constructing the K matrix can be summarized
as follows.
Fist of all, we calculate the inductance matrices of each segment with closest
neighborhoods. Secondly, we get the small K matrices by inverting the corresponding
inductance matrices. Finally, we compose the full K matrix by combining the small
K matrices, which is similar to the general techniques in the capacitance extraction.
After getting the spatially distributed K model, we can produce the spatially
distributed RKC circuit model by combining the resistance and capacitance model.
The resistance and capacitance matrices can be very sparse via simple truncation due
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to the locality of resistance and capacitance matrices. We validate the RKC model
by circuit simulation of practical problems. Since the K method will generate a very
sparse and stable system for the circuit simulation, it can save a great amount of
CPU time and memory usage.
C. Delay Sensitivity Analysis
It has become well accepted that interconnect delay dominates gate delay in current
deep sub-micrometer VLSI circuits. With the continuous scaling of technology and
increased die area, there has been great emphasis on the interconnect delay anal-
ysis. In order to properly design circuits, accurate interconnect models and signal
propagation characterization are required.
The interconnect is usually modeled as a distributed RLC circuit (multiple T
or Pi sections) for delay models. Fig. 40 and 41 show the circuit model and gate
model, respectively. A well known method used to determine which nets require more
accurate delay models is to compare the pull up/down driver resistance Rui/Rdi and
the load capacitance Cload to the total resistance and capacitance of the interconnect
Rout and Cout. Typically, the nets that require more accurate RC models are longer,
more highly resistive nets.
DC 
PWL 
Voltage 
waveform 
R 1
C 1
R l 
C l +1
Port 1 Port 2 L 1 L l 
Fig. 40. Circuit model
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Fig. 41. Gate model
We measure the delay between port 1 and port 2 as shown in Fig. 40. The delay
formulation for the interconnect RC distributed model is
Tdui = RuiCpi + Rui
l+1∑
i=1
Ci +
l∑
i=1
Ri
l+1∑
j=i+1
Cj +
l∑
i=1
RiCload, (6.4)
Tddi = RdiCpi + Rdi
l+1∑
i=1
Ci +
l∑
i=1
Ri
l+1∑
j=i+1
Cj +
l∑
i=1
RiCload, (6.5)
where Tdui and Tddi are the pull up and pull down delay, respectively, Rui and Rdi are
the pull up and pull down resistance of the driver, respectively, Cpi is the parasitic
capacitance of the driver, Ri and Ci are the interconnect resistance and capacitance
at position i, respectively, Cload is the input capacitance of the receiver.
To quantify the error in the delay due to errors in the extracted resistance and
capacitance at diﬀerent positions, we consider an extraction tool that extracts the
resistance or capacitance value with a maximum error E. The eﬀective error to the
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total resistance or capacitance would be E/l. In other words, the extracted resistance
or capacitance by the extraction tool is in the range between Ri(1−E) and Ri(1+E)
or between Ci(1 − E) and Ci(1 + E), where Ri and Ci are the assumed accurate
resistance and capacitance value at position i, respectively.
We try to ﬁnd the worst case when Ri or Ci is overestimated by a maximum
factor of 1 +E (or underestimated by a minimum factor of 1−E). In that case, the
relative error of the pull up delay Edui(Ri) and the pull down delay Eddi(Ri) due to
the extraction error of Ri become
Edui(Ri) =|Tdui(Ri)− Tdui
Tdui
|
=|RiE
∑l+1
j=i+1 Cj + RiECload
Tdui
|,
(6.6)
Eddi(Ri) =|Tddi(Ri)− Tddi
tddi
|
=|RiE
∑l+1
j=i+1 Cj + RiECload
Tddi
|.
(6.7)
The relative error of the pull up delay Edui(Ci) and the pull down delay Eddi(Ci) due
to the extraction error of Ci become
Edui(Ci) =|Tdui(Ci)− Tdui
Tdui
|
=|CiE
∑i
j=1 Rj + RuiECi
Tdui
|,
(6.8)
Eddi(Ci) =|Tddi(Ci)− Tddi
Tdui
|
=|CiE
∑i
j=1 Rj + RdiECi
Tddi
|.
(6.9)
From equations (6.6-6.9), we ﬁnd that Ri is more sensitive to delay when i
decreases, while Ci is more sensitive to delay when i increases. That tells us that
the interconnect R close to the driver should be extracted with high accuracy, while
interconnect C close to the receiver should be extracted with high accuracy.
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We now extend the delay analysis to inductance. The delay due to the intercon-
nect inductance distributed model is [51]
T ldui = 1.047
√√√√ l∑
i=1
Li(
l+1∑
j=i+1
Cj + Cload) · e−
ξdui
0.85 , (6.10)
T lddi = 1.047
√√√√ l∑
i=1
Li(
l+1∑
j=i+1
Cj + Cload) · e−
ξddi
0.85 , (6.11)
where ξdui and ξddi are the damping factor for the pull up and pull down delay,
respectively,
ξdui =
1
2
RuiCpi + Rui
∑l+1
i=1 Ci +
∑l
i=1 Ri
∑l+1
j=i+1 Cj +
∑l
i=1 RiCload√∑l
i=1 Li(
∑l+1
j=i+1 Cj + Cload)
, (6.12)
ξddi =
1
2
RdiCpi + Rdi
∑l+1
i=1 Ci +
∑l
i=1 Ri
∑l+1
j=i+1 Cj +
∑l
i=1 RiCload√∑l
i=1 Li(
∑l+1
j=i+1 Cj + Cload)
. (6.13)
The general expression for the delay of a CMOS gate driving a RLC interconnect is
the combination of equations (6.4) and (6.10) (pull up) and equations (6.5) and (6.11)
(pull down).
From equations (6.10-6.11), we ﬁnd that interconnect Li will be more sensitive to
delay as i decreases, which means L close to the driver should be extracted with high
accuracy. As described in Section B, the K model is constructed by combining the
inverse of L matrix of each segment with closest neighborhoods. In the other words,
the value of K element is signiﬁcantly eﬀected by that of L at the same position.
Therefore, K close to the driver should also be extracted with high accuracy.
D. Experimental Results
To validate the spatially distributed RKC model, we simulate a single wire divided
into ten segments along its length. The circuit model is shown in Fig. 40. The
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driver is a PWL voltage source with its rising time 50ps. The gate model is IBM
130nm technology. Since K simulator is not available, we use HSPICE to verify the
correctness of the K model. However, HSPICE can not accept the K model. Instead,
we inverse the K matrix and simulate the corresponding Lnew = K
−1 in HSPICE.
Table VI shows the delay comparison between the full L method and the sparse
K method simulation. We use the full L matrix method as reference. The delay is
measured between port 1 and port 2. From Table VI, we ﬁnd that the relative error
of the sparse K method with respect to the full L method is very small (less than
0.1%).
Table VI. Delay comparison between the full L method and the sparse K method,
error is respect to the full L method
Delay (ns) Relative Error (%)
accurate 5.3568 -
n=1 5.3573 0.09
n=2 5.3578 0.18
The time domain voltage waveform at port 2 in the transient analysis is extracted
and shown in Fig. 42. From Fig. 42, we can see a good agreement in terms of circuit
simulation results between the full L method and the sparse K method. The frequency
domain voltage waveform at port 2 in the AC Analysis is simulated and shown in
Fig. 43. The RKC model shows high accuracy. Overall, Table VI, Fig. 42 and 43
demonstrate that the K matrix is capable of capturing the inductance eﬀect, while
still preserves locality. Since K matrix is a sparse diagonally dominant matrix, we
only need to consider a small number of neighbors. In our examples, the voltage
waveform match well with the full L method when the bandwidth of the K matrix is
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only 3. The sparsity of the K matrix is 70%.
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Fig. 42. Voltage waveform at port 2 in transient analysis
We validate our idea about achieving high accuracy extraction. Fig. 44, 45
and 46 show the relative error of delay due to the extraction error of Ri, Ci and
Li, respectively. We assume the total error is 0.05. Circles in the ﬁgures represent
the relative error of delay with each element has E = 0.05. Table VII, VIII and IX
demonstrate the worst case Errormax when Ri, Ci and Li are overestimated by a
factor of 1.05, respectively. Erroruni is the relative error of delay with each element
has extraction error 0.05. R and L/K closer to driver are more sensitive to delay, while
interconnect C closer to receiver has more signiﬁcant eﬀect on delay. In other words,
interconnect R and L/K close to driver should be extracted with high accuracy, while
interconnect C close to receiver should be extracted with high accuracy.
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Fig. 43. Voltage waveform at port 2 in AC analysis
Table VII. Relative error of delay due to extraction error of Ri
R(ohm) C(fF) Td(ns) Erroruni(%) Errormax(%)
50 160 0.85 3.0 6.7
50 320 1.58 3.2 6.8
100 160 1.54 3.1 7.7
100 320 2.88 3.3 7.9
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Fig. 44. Relative error of delay due to extraction error of Ri
Table VIII. Relative error of delay due to extraction error of Ci
R(ohm) C(fF) Td(ns) Erroruni(%) Errormax(%)
50 160 0.85 3.3 7.3
50 320 1.58 3.5 7.9
100 160 1.54 3.4 7.8
100 320 2.88 3.6 8.6
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Fig. 45. Relative error of delay due to extraction error of Ci
Table IX. Relative error of delay due to extraction error of Li/Ki
R(ohm) C(fF) L(nH) Td(ns) Erroruni(%) Errormax(%)
10 160 50 1.3 2.4 3.0
10 160 200 2.6 2.5 3.1
100 160 50 1.6 2.1 3.2
100 160 200 2.8 2.2 3.4
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Fig. 46. Relative error of delay due to extraction error of Li
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CHAPTER VII
CONCLUSIONS
In this dissertation, we present several novel techniques based on BEM for parasitic
extraction problems. Our algorithms are signiﬁcantly faster than existing techniques
with suﬃcient accuracy.
We ﬁrst tackle the problem of impedance extraction for interconnect with mul-
tiple dielectrics. Multiple dielectrics are common in integrated circuits and packages.
However, previous BEM algorithms, including FastImp and FastPep, assume uniform
dielectric due to their limitation, thus causing considerable errors. Our algorithm
introduces a circuit formulation which makes it possible to utilize either multilayer
Green’s function or equivalent charge method to extract impedance in multiple di-
electrics. The novelty of the formulation is the reduction of the unknowns and the
application of the hierarchical data structure. The hierarchical data structure per-
mits eﬃcient sparsiﬁcation transformation and preconditioners to accelerate the linear
equation solver. Experimental results demonstrate that the new algorithm is accurate
and eﬃcient. For uniform dielectric problems, our algorithm is more accurate than
FastImp while its number of unknowns is ten times less than that of FastImp. For
multiple dielectric problems, its relative error with respect to HFSS is below 3%.
The second problem we investigate is the inductance extraction for structures
in the presence of magnetic materials. The existence of magnetic materials poses a
challenge to the interconnect inductance extraction for circuits in MEMS, RFID and
MRAM. We develop a fast algorithm to extract inductance in the presence of magnetic
materials. The new algorithm models the magnetic characteristics by the Landau-
Lifshitz-Gilbert equation and ﬁctitious magnetic charges. To speed up the algorithm,
we apply a number of innovative techniques including the approximation of magnetic
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charge eﬀect and the modeling of currents with solenoidal basis. Experimental results
demonstrate the accuracy and eﬃciency of the new algorithm. Its relative error with
respect to the commercial tool is below 3%, while its speed is up to one magnitude
faster.
The third problem we focus on is generating and simulating a compact and
accurate interconnect circuit model. Since the interconnect circuit model includes
mutual inductances between every pair of conductors, the resulting circuit matrix is
very dense. The circuit simulation is infeasible due to impractical time and memory
requirements. This has been the main bottleneck in the use of interconnect circuit
model. We study the practical issues of the RKC model, where K is deﬁned as the
inverse of inductance. We veriﬁed the RKC model by circuit simulation of practical
examples. The RKC model is very sparse and stable, and accurately captures the
inductance eﬀect. Furthermore, we propose an eﬃcient way to achieve high accuracy
extraction based the delay sensitivity analysis. Interconnect R and L/K close to
driver should be extracted with high accuracy, while interconnect C close to receiver
should be extracted with high accuracy.
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